XSB: Difference between revisions
Jump to navigation
Jump to search
No edit summary |
mNo edit summary |
||
| Line 12: | Line 12: | ||
| codename = Xenon SB | | codename = Xenon SB | ||
| type = [[Southbridge]] | | type = [[Southbridge]] | ||
| usedin = [[Xenon (Motherboard)|Xenon]]<br>[[Zephyr]]<br>[[Falcon]] | | usedin = [[Xenon (Motherboard)|Xenon]]<br>[[Zephyr]]<br>[[Falcon]]<br>[[Jasper|Jasper_A0]] | ||
| process = 150nm | | process = 150nm | ||
| tdp = 3.2W | | tdp = 3.2W | ||
Revision as of 11:31, 7 April 2024
 XSB G0 | |
 XSB R0 | |
| Part Number | X02047 |
|---|---|
| Introduced | Late 2005 |
| Designed By | Microsoft SiS |
| Codename | Xenon SB |
| Type | Southbridge |
| Used In | Xenon Zephyr Falcon Jasper_A0 |
| Process | 150nm |
| TDP | 3.2W |
| Package | Flip-chip BGA382 |
| Successor | PSB |
XSB (Xenon SB) is the first southbridge and are used on Xenon, Zephyr, and Falcon motherboards. There are 2 production steppings, G0 and R0. R0 fixes some minor issues.
Specifications
- Intel 8051 processor core (SMC)
- PCI-Express x2 interface (for the BSB)
- Serial-ATA (SATA) interface
- USB1.1/2.0 interface
- IR interface
- Wireless game controller interface (for the RF Board)
- WMA Pro audio hardware
- Nand flash interface
- Ethernet Media Access Controller (MAC)
- G0 or R0 stepping
- 150nm process
- 3.2W TDP
Details
- Part Number: X02047