Vejle: Difference between revisions
Jump to navigation
Jump to search
No edit summary |
No edit summary |
||
| (16 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
{{Infobox Chip | {{Infobox Chip | ||
| name = | | name = Vejle | ||
| image = X818337-004.jpg | | image = X818337-004.jpg | ||
| image_size = 150px | | image_size = 150px | ||
| caption = | | caption = Vejle | ||
| image2 = X818337-004-delid.jpg | | image2 = X818337-004-delid.jpg | ||
| image2_size = 150px | | image2_size = 150px | ||
| caption2 = | | caption2 = Vejle with [[IHS]] removed | ||
| partnumber = X818337 | | partnumber = X818337 | ||
| introduced = Mid 2010 | | introduced = Mid 2010 | ||
| designedby = | | designedby = IBM<br>Microsoft | ||
| type = [[XCGPU]] | | type = [[XCGPU]] | ||
| usedin = [[Trinity]]<br>[[Corona]]<br>[[Waitsburg]]<br>[[Stingray]] | | usedin = [[Trinity]]<br>[[Corona]]<br>[[Waitsburg]]<br>[[Stingray]] | ||
| Line 21: | Line 21: | ||
| package = Flip-chip BGA1155 | | package = Flip-chip BGA1155 | ||
| predecessor = [[Loki]]<br>[[Kronos]] | | predecessor = [[Loki]]<br>[[Kronos]] | ||
| successor = [[ | | successor = [[Oban]] | ||
}} | }} | ||
''' | '''Vejle''' (originally called '''Valhalla''') is the first [[XCGPU]] and is used on the [[Trinity]], [[Corona]], [[Waitsburg]], and [[Stingray]] motherboards. It is the successor to [[Loki]] CPU and [[Kronos]] GPU and is manufactured on the 45nm process (except for the [[eDRAM]] daughter-die, which still used [[Styx-65]]). Vejle adds an [[IHS|integrated heat spreader]] over the dies. | ||
== Specifications == | == Specifications == | ||
=== CPU === | === CPU (Vejle) === | ||
{{CPU Specs}} | {{CPU Specs}} | ||
* A02 stepping | * A02 [[stepping]] | ||
* 45nm process | * 45nm process | ||
=== GPU === | === GPU (Vejle) === | ||
{{GPU Specs}} | {{GPU Specs}} | ||
* A02 stepping | * A02 [[stepping]] | ||
* 45nm process | * 45nm process | ||
=== eDRAM === | === eDRAM (Styx-65) === | ||
{{EDRAM Specs}} | {{EDRAM Specs}} | ||
* GS21 stepping | * GS21 [[stepping]] | ||
* 65nm process | * 65nm process | ||
== Details == | == Details == | ||
Vejle uses the [[Styx-65]] [[eDRAM]]. The [[CGPU]] die is also named Vejle. | |||
* Part Number: X818337 | * Part Number: X818337 | ||
== Prototypes == | |||
Engineering Samples by [[stepping]]. | |||
=== A00 === | |||
First version. | |||
[[File:CST-DV-W1.jpg|150px]] | |||
* Part Number: Unknown | |||
=== A01 === | |||
Minor update. | |||
[[File:X850448-001.jpg|150px]] | |||
[[File:X850448-001-delid.jpg|150px]] | |||
* Part Number: X850448-001 | |||
{{Motherboard Components}} | {{Motherboard Components}} | ||
[[Category:Motherboard Components]] | [[Category:Motherboard Components]] | ||
Latest revision as of 23:35, 23 August 2024
 Vejle | |
 Vejle with IHS removed | |
| Part Number | X818337 |
|---|---|
| Introduced | Mid 2010 |
| Designed By | IBM Microsoft |
| Type | XCGPU |
| Used In | Trinity Corona Waitsburg Stingray |
| Clock Speed | 3.2GHz (CPU) 500MHz (GPU) |
| Cache | L1: 32KB/32KB (CPU) L2: 1MB (CPU) |
| Memory | 10MB eDRAM (GPU) |
| Instruction Set | PowerPC RISC (CPU) |
| Cores | 3 (CPU) |
| Threads | 6 (CPU) |
| Process | 45nm (CGPU die) 65nm (eDRAM die) |
| Package | Flip-chip BGA1155 |
| Predecessor | Loki Kronos |
| Successor | Oban |
Vejle (originally called Valhalla) is the first XCGPU and is used on the Trinity, Corona, Waitsburg, and Stingray motherboards. It is the successor to Loki CPU and Kronos GPU and is manufactured on the 45nm process (except for the eDRAM daughter-die, which still used Styx-65). Vejle adds an integrated heat spreader over the dies.
Specifications
CPU (Vejle)
- 3 two-way SMD-capable RISC cores clocked at 3.2GHz
- SIMD: Two VMX128 units
- 32KB L1 data cache
- 32KB L1 instruction cache
- 1MB L2 cache at 1.6 GHz with a 256-bit bus
- 21.6GB/s FSB
- 768 bits of IBM eFUSE One-Time-Program memory for fusesets
- One-Time-Programmable ROM and 64KB SRAM for the 1BL and Config Ring
- Big-endian architecture
- A02 stepping
- 45nm process
GPU (Vejle)
- 500Mhz clock speed
- 48 floating-point vector processors divided into 3 dynamically scheduled SIMD groups (16 each)
- Unified shader architecture
- 16 texture addressing units
- 16 texture filtering units
- 8 pixel rendering pipelines
- Direct access to CPU L2 cache
- A02 stepping
- 45nm process
eDRAM (Styx-65)
- 10MB 256GB/s eDRAM
- Contains logic for:
- 4-sample anti-aliasing
- Alpha compositing
- Color
- Z/stencil buffering
- GS21 stepping
- 65nm process
Details
Vejle uses the Styx-65 eDRAM. The CGPU die is also named Vejle.
- Part Number: X818337
Prototypes
Engineering Samples by stepping.
A00
First version.
- Part Number: Unknown
A01
Minor update.
- Part Number: X850448-001