Rhea: Difference between revisions
m (Text replacement - " stepping" to " stepping") |
No edit summary |
||
| (22 intermediate revisions by the same user not shown) | |||
| Line 12: | Line 12: | ||
| partnumber = X810480<br>X816970<br>X816971 | | partnumber = X810480<br>X816970<br>X816971 | ||
| introduced = Mid 2007 | | introduced = Mid 2007 | ||
| designedby = ATi<br>Microsoft | | designedby = ATi<br>Microsoft | ||
| codename = Y2.5 | |||
| type = [[GPU]] | | type = [[GPU]] | ||
| usedin = [[Zephyr#Zephyr_C|Zephyr_C]]<br>[[Falcon]] | | usedin = [[Zephyr#Zephyr_C|Zephyr_C]]<br>[[Falcon]] | ||
| clockspeed = 500MHz | | clockspeed = 500MHz | ||
| memory = 10MB [[eDRAM]] | | memory = 10MB [[eDRAM]] | ||
| process = | | process = 90nm (Both dies) | ||
| package = Flip-chip BGA1017 | | package = Flip-chip BGA1017 | ||
| predecessor = [[Y2 (GPU)|Y2]] | | predecessor = [[Y2 (GPU)|Y2]] | ||
| Line 24: | Line 25: | ||
{{See also|Elpis (GPU)}} | {{See also|Elpis (GPU)}} | ||
'''Rhea''', codename '''Y2.5''', is | '''Rhea''', codename '''Y2.5''', is a 90nm [[GPU]] and is used on the [[Zephyr#Zephyr_C|Zephyr_C]] and [[Falcon]] motherboards. It is the successor to [[Y2 (GPU)|Y2]]. No significant changes were made to the GPU. The [[eDRAM]] was changed from [[Edifis]] to [[Styx-90]]. | ||
== Specifications == | == Specifications == | ||
=== GPU === | === GPU (Xenos C2) === | ||
{{GPU Specs}} | {{GPU Specs}} | ||
* B14L [[stepping]] | * B14L [[stepping]] | ||
* | * 90nm process | ||
=== eDRAM === | === eDRAM (Styx-90) === | ||
{{EDRAM Specs}} | {{EDRAM Specs}} | ||
* FS21 [[stepping]] | * FS21 [[stepping]] | ||
* | * 90nm process | ||
== Details == | == Details == | ||
All variants of Rhea use the [[Styx]] [[eDRAM]]. | All variants of Rhea use the [[Xenos C2]] [[GPU]] and [[Styx-90]] [[eDRAM]]. | ||
=== X810480 === | === X810480 === | ||
[[File:X810480-002-Fixed.jpg|thumb|150px|upright|right|Fixed X810480 with higher Tg underfill from 2010]] | [[File:X810480-002-Fixed.jpg|thumb|150px|upright|right|Fixed X810480 with higher Tg underfill from 2010]] | ||
The initial version of Rhea. {{Flip Chip Fault|t=overview}} Production of this chip paused sometime between {{Flip Chip Fault|t=ufswitchdate}}, and the [[#X816970|X816970]] and [[#X816971|X816971]] chips were produced instead to test fixed chips with different underfill materials. In Late- | The initial version of Rhea. {{Flip Chip Fault|t=overview}} Production of this chip paused sometime between {{Flip Chip Fault|t=ufswitchdate}}, and the [[#X816970|X816970]] and [[#X816971|X816971]] chips were produced instead to test fixed chips with different underfill materials. In Late-2009, X810480 {{Flip Chip Fault|t=fixed}} | ||
* Part Number: X810480 | * Part Number: X810480 | ||
| Line 59: | Line 59: | ||
* Part Number: X816971 | * Part Number: X816971 | ||
== Prototypes == | |||
Engineering Samples by [[stepping]]. | |||
=== B13L === | |||
First version. Rhea version of [[Y2 (GPU)#B13L|Y2 B13L ES]]. | |||
[[File:X810634-002.jpg|150px]] | |||
* Part Number: X810634-002 | |||
{{Motherboard Components}} | {{Motherboard Components}} | ||
[[Category:Motherboard Components]] | [[Category:Motherboard Components]] | ||
Latest revision as of 23:27, 23 August 2024
 Original Rhea (X810480) | |
 Revised Rhea (X816970) | |
 Revised Rhea (X816971) | |
| Part Number | X810480 X816970 X816971 |
|---|---|
| Introduced | Mid 2007 |
| Designed By | ATi Microsoft |
| Codename | Y2.5 |
| Type | GPU |
| Used In | Zephyr_C Falcon |
| Clock Speed | 500MHz |
| Memory | 10MB eDRAM |
| Process | 90nm (Both dies) |
| Package | Flip-chip BGA1017 |
| Predecessor | Y2 |
| Successor | Zeus |
Rhea, codename Y2.5, is a 90nm GPU and is used on the Zephyr_C and Falcon motherboards. It is the successor to Y2. No significant changes were made to the GPU. The eDRAM was changed from Edifis to Styx-90.
Specifications
GPU (Xenos C2)
- 500Mhz clock speed
- 48 floating-point vector processors divided into 3 dynamically scheduled SIMD groups (16 each)
- Unified shader architecture
- 16 texture addressing units
- 16 texture filtering units
- 8 pixel rendering pipelines
- Direct access to CPU L2 cache
- B14L stepping
- 90nm process
eDRAM (Styx-90)
- 10MB 256GB/s eDRAM
- Contains logic for:
- 4-sample anti-aliasing
- Alpha compositing
- Color
- Z/stencil buffering
- FS21 stepping
- 90nm process
Details
All variants of Rhea use the Xenos C2 GPU and Styx-90 eDRAM.
X810480
The initial version of Rhea. This chip contains a design defect in which low Tg underfill is used to support the bumps. This causes reliability issues and premature failure of the chip. Production of this chip paused sometime between weeks 12 through 20 of 2008, and the X816970 and X816971 chips were produced instead to test fixed chips with different underfill materials. In Late-2009, X810480 chips with higher Tg underfill began being produced. These revised chips are known to be reliable.
- Part Number: X810480
X816970
A revised version of Rhea with higher Tg underfill material that appears dark. Some versions are marked with "Htg85". These chips are known to be reliable.
- Part Number: X816970
X816971
A second revised version of Rhea with higher Tg underfill material that appears milky white. Some versions are marked with "Htg130". These chips are known to be reliable.
- Part Number: X816971
Prototypes
Engineering Samples by stepping.
B13L
First version. Rhea version of Y2 B13L ES.
- Part Number: X810634-002