Waternoose: Difference between revisions
No edit summary |
|||
| (16 intermediate revisions by the same user not shown) | |||
| Line 3: | Line 3: | ||
| image = X02046-001.jpg | | image = X02046-001.jpg | ||
| image_size = 150px | | image_size = 150px | ||
| caption = DD1 | | caption = DD1 | ||
| image2 = X02046- | | image2 = X02046-003.jpg | ||
| image2_size = 150px | | image2_size = 150px | ||
| caption2 = DD2 | | caption2 = DD2 | ||
| image3 = X806416-008.jpg | | image3 = X806416-008.jpg | ||
| image3_size = 150px | | image3_size = 150px | ||
| caption3 = DD3 | | caption3 = DD3 | ||
| partnumber = X02046<br>X806416 | | partnumber = X02046<br>X806416 | ||
| introduced = Late 2005 | | introduced = Late 2005 | ||
| designedby = IBM<br>Microsoft | | designedby = IBM<br>Microsoft | ||
| type = [[XCPU]] | | type = [[XCPU]] | ||
| usedin = [[Xenon (Motherboard)|Xenon]]<br>[[Zephyr]] | | usedin = [[Xenon (Motherboard)|Xenon]]<br>[[Zephyr]]<br>[[Elpis (Motherboard)|Elpis]] | ||
| clockspeed = 2.8-3.2GHz | | clockspeed = 2.8-3.2GHz | ||
| cache = L1: 32KB/32KB<br>L2: 1MB | | cache = L1: 32KB/32KB<br>L2: 1MB | ||
| Line 21: | Line 21: | ||
| threads = 6 | | threads = 6 | ||
| process = 90nm | | process = 90nm | ||
| tdp = 85W | | tdp = 75W/85W | ||
| package = Flip-chip BGA899 | | package = Flip-chip BGA899 | ||
| predecessor = [[Shiva]] | |||
| successor = [[Loki]] | | successor = [[Loki]] | ||
}} | }} | ||
| Line 32: | Line 33: | ||
== Specifications == | == Specifications == | ||
{{CPU Specs}} | {{CPU Specs}} | ||
* A00 [[stepping]] (DD1, DD3) | |||
* B00 [[stepping]] (DD2) | |||
* B01 [[stepping]] (DD2.1) | |||
* 90nm process | * 90nm process | ||
* TDP: | * TDP: 75W/85W | ||
== Details == | == Details == | ||
=== DD1 | === DD1 === | ||
DD1 | DD1 is the engineering sample of the [[XCPU]] with A00 [[stepping]], labelled XCPU-ES. It runs at 2.8GHz as opposed to the final speed of 3.2GHz. Due to mistakes in the [[POR]] sequence, these CPUs can only boot with a [[Titan]] board functioning as a service processor to bring up the CPU. It still has the original Xbox logo as it was created before the Xbox 360 name was chosen. | ||
* Part Number: X02046-001 | * Part Number: X02046 (-001) | ||
=== DD2 | === DD2 === | ||
DD2 | DD2 is the initial production version of the [[XCPU]] with B00 [[stepping]], running at 3.2GHz. Very early versions with part number X02046-002 used in certain pre-final consoles were still labelled "XCPU-ES" and ran at 2.8GHz. | ||
* Part | * Part Number: X02046 (-002 and -003) | ||
=== | ==== DD2.1 ==== | ||
[[File:X02046-005.jpg|thumb|150px|upright|right|DD2.1]] | |||
* Part | DD2.1 is a minor revision of DD2 with B01 [[stepping]], that improved yield and binned chips for 75W and 85W. This allowed most motherboards to have 75W CPUs. | ||
* Part Number: X02046 (-004 and up) | |||
* | === DD3 === | ||
DD3 is a revision of DD2 that fixes minor design issues. With the new part number, the [[stepping]] reset to A00. All chips are 75W. It also adds little-endian support which was unused due to all software features requiring full compatibility with the earlier DD2 chip. | |||
* Part Number: X806416 | |||
{{Motherboard Components}} | {{Motherboard Components}} | ||
[[Category:Motherboard Components]] | [[Category:Motherboard Components]] | ||
Latest revision as of 14:33, 25 December 2023
 DD1 | |
 DD2 | |
 DD3 | |
| Part Number | X02046 X806416 |
|---|---|
| Introduced | Late 2005 |
| Designed By | IBM Microsoft |
| Type | XCPU |
| Used In | Xenon Zephyr Elpis |
| Clock Speed | 2.8-3.2GHz |
| Cache | L1: 32KB/32KB L2: 1MB |
| Instruction Set | PowerPC RISC |
| Cores | 3 |
| Threads | 6 |
| Process | 90nm |
| TDP | 75W/85W |
| Package | Flip-chip BGA899 |
| Predecessor | Shiva |
| Successor | Loki |
The Waternoose series are the original production model of the XCPU and are used on Xenon and Zephyr motherboards. They have 75-85W TDPs and are manufactured on a 90nm process.
They are named after the fictional character Henry J. Waternoose III.
Specifications
- 3 two-way SMD-capable RISC cores clocked at 3.2GHz
- SIMD: Two VMX128 units
- 32KB L1 data cache
- 32KB L1 instruction cache
- 1MB L2 cache at 1.6 GHz with a 256-bit bus
- 21.6GB/s FSB
- 768 bits of IBM eFUSE One-Time-Program memory for fusesets
- One-Time-Programmable ROM and 64KB SRAM for the 1BL and Config Ring
- Big-endian architecture
- A00 stepping (DD1, DD3)
- B00 stepping (DD2)
- B01 stepping (DD2.1)
- 90nm process
- TDP: 75W/85W
Details
DD1
DD1 is the engineering sample of the XCPU with A00 stepping, labelled XCPU-ES. It runs at 2.8GHz as opposed to the final speed of 3.2GHz. Due to mistakes in the POR sequence, these CPUs can only boot with a Titan board functioning as a service processor to bring up the CPU. It still has the original Xbox logo as it was created before the Xbox 360 name was chosen.
- Part Number: X02046 (-001)
DD2
DD2 is the initial production version of the XCPU with B00 stepping, running at 3.2GHz. Very early versions with part number X02046-002 used in certain pre-final consoles were still labelled "XCPU-ES" and ran at 2.8GHz.
- Part Number: X02046 (-002 and -003)
DD2.1
DD2.1 is a minor revision of DD2 with B01 stepping, that improved yield and binned chips for 75W and 85W. This allowed most motherboards to have 75W CPUs.
- Part Number: X02046 (-004 and up)
DD3
DD3 is a revision of DD2 that fixes minor design issues. With the new part number, the stepping reset to A00. All chips are 75W. It also adds little-endian support which was unused due to all software features requiring full compatibility with the earlier DD2 chip.
- Part Number: X806416