Oban: Difference between revisions

From XenonLibrary
Jump to navigation Jump to search
No edit summary
No edit summary
Line 16: Line 16:
| process      = Unknown
| process      = Unknown
| package      = Flip-chip BGA899
| package      = Flip-chip BGA899
| predecessor  = [[Valhalla (CGPU)|Valhalla]]
| predecessor  = [[Valhalla]]
}}
}}


The '''Winchester CGPU''' (name unknown) is the final [[XCGPU]] used in the [[Xbox 360]]. It is the successor to [[Valhalla (CGPU)|Valhalla]]. The chip combines the [[eDRAM]] into the CGPU die and thus the [[IHS|Integrated Heat Spreader]] is no longer used. Little else is known about this chip.
The '''Winchester CGPU''' (name unknown) is the final [[XCGPU]] used in the [[Xbox 360]]. It is the successor to [[Valhalla]]. The chip combines the [[eDRAM]] into the CGPU die and thus the [[IHS|Integrated Heat Spreader]] is no longer used. Little else is known about this chip.


== Specifications ==
== Specifications ==

Revision as of 11:01, 19 January 2023

Winchester CGPU
File:X888889-001.jpg
Part NumberX888839
X888841
X888889
IntroducedLate 2014
Designed ByATi
IBM
Microsoft
NEC (eDRAM)
TypeXCGPU
Used InWinchester
Clock Speed3.2GHz (CPU)
500MHz (GPU)
CacheL1: 32KB/32KB (CPU)
L2: 1MB (CPU)
Memory10MB eDRAM (GPU)
Instruction SetPowerPC RISC (CPU)
Cores3 (CPU)
Threads6 (CPU)
ProcessUnknown
PackageFlip-chip BGA899
PredecessorValhalla

The Winchester CGPU (name unknown) is the final XCGPU used in the Xbox 360. It is the successor to Valhalla. The chip combines the eDRAM into the CGPU die and thus the Integrated Heat Spreader is no longer used. Little else is known about this chip.

Specifications

CPU

  • 3 two-way SMD-capable RISC cores clocked at 3.2GHz
  • SIMD: Two VMX128 units
  • 32KB L1 data cache
  • 32KB L1 instruction cache
  • 1MB L2 cache at 1.6 GHz with a 256-bit bus
  • 21.6GB/s FSB
  • 768 bits of IBM eFUSE One-Time-Program memory for fusesets
  • One-Time-Programmable ROM and 64KB SRAM for the 1BL and Config Ring
  • Big-endian architecture

GPU

  • 500Mhz clock speed
  • 48 floating-point vector processors divided into 3 dynamically scheduled SIMD groups (16 each)
  • Unified shader architecture
  • 16 texture addressing units
  • 16 texture filtering units
  • 8 pixel rendering pipelines
  • Direct access to CPU L2 cache

eDRAM

  • 10MB 256GB/s eDRAM
  • Contains logic for:
    • 4-sample anti-aliasing
    • Alpha compositing
    • Color
    • Z/stencil buffering

Details

  • Part Numbers:
    • X888839
    • X888841
    • X888889