Shiva: Difference between revisions
No edit summary |
No edit summary |
||
| (2 intermediate revisions by the same user not shown) | |||
| Line 24: | Line 24: | ||
== Specifications == | == Specifications == | ||
[[File:X02318-001-Pads.jpg|thumb|150px|upright|right|Shiva with solder cleaned off]] | |||
[[File:X02318-001-BGA-Side.jpg|thumb|150px|upright|right|The strangely shaped solder balls on Shiva]] | |||
* Single PowerPC 970FX RISC (GPUL) core clocked at 2GHz | * Single PowerPC 970FX RISC (GPUL) core clocked at 2GHz | ||
* Yeti I/O die to adapt GPUL | * Yeti I/O die to adapt GPUL | ||
| Line 38: | Line 41: | ||
Shiva is also known as DD0.9, a reference to the DD1/DD2/DD3 names used on [[Waternoose]]. | Shiva is also known as DD0.9, a reference to the DD1/DD2/DD3 names used on [[Waternoose]]. | ||
Like other PowerPC 970 series chips, Shiva is not capable of performing [[Power On Reset]] and [[Initial Program Load]] on its own. Systems using this chip have a service processor (for example, IBM's U3 northbridge) to perform these functions. As the [[Xenon (Motherboard)|Xenon]] system does not have such a chip, the [[Titan]] FPGA card was used. | Like other PowerPC 970 series chips, Shiva is not capable of performing [[Power On Reset]] and [[Initial Program Load]] on its own. Systems using this chip have a service processor (for example, IBM's U3 northbridge) to perform these functions. As the [[Xenon (Motherboard)|Xenon]] system does not have such a chip, the [[Titan]] FPGA card was used. A [[Heatsink#Shiva CPU|modified CPU heatsink]] was used in order to account for the height difference from Waternoose. | ||
* Part Number: X02318 | * Part Number: X02318 | ||
Latest revision as of 01:19, 4 October 2024
 Shiva with IHS | |
 Shiva without IHS | |
| Part Number | X02318 |
|---|---|
| Introduced | 2004 |
| Designed By | IBM Microsoft |
| Codename | DD0.9 |
| Type | CPU |
| Clock Speed | 2GHz |
| Instruction Set | PowerPC RISC |
| Cores | 1 |
| Process | 90nm |
| TDP | 67W |
| Package | Flip-chip BGA899 MCM |
| Successor | Waternoose (XCPU) |
Shiva is an early internal CPU used for Xbox 360 software development before the Waternoose was in production. It was not used for game development or testing. It is a Multi-Chip-Module (MCM) containing a PowerPC GPUL core, and the "Yeti" I/O die.
Specifications
- Single PowerPC 970FX RISC (GPUL) core clocked at 2GHz
- Yeti I/O die to adapt GPUL
- 2GB/s FSB
- 90nm process
- 67W TDP
Details
Shiva has 2 dies, covered by a thick integrated heat spreader.
- The larger die is a PowerPC "GPUL" 970FX core (GigaProcessor UltraLite)
- The smaller die, "Yeti", is an interface with the rest of the Xenon system
Shiva is also known as DD0.9, a reference to the DD1/DD2/DD3 names used on Waternoose.
Like other PowerPC 970 series chips, Shiva is not capable of performing Power On Reset and Initial Program Load on its own. Systems using this chip have a service processor (for example, IBM's U3 northbridge) to perform these functions. As the Xenon system does not have such a chip, the Titan FPGA card was used. A modified CPU heatsink was used in order to account for the height difference from Waternoose.
- Part Number: X02318