Secondary Error Codes: Difference between revisions
No edit summary |
No edit summary |
||
Line 8: | Line 8: | ||
{|class="wikitable" | {|class="wikitable" | ||
! Hex !! Name !! Description !! Repair Guide | ! Hex !! Name !! Description !! Type !! Repair Guide | ||
|- | |- | ||
| 0x01 || ERROR_V_12P0 || ANA_V12P0_PWRGD negated unexpectedly || [[Repair Guides/0001|0001]] | | 0x01 || ERROR_V_12P0 || ANA_V12P0_PWRGD negated unexpectedly || EC_FATAL || [[Repair Guides/0001|0001]] | ||
|} | |} | ||
=== 0002 === | === 0002 === | ||
{|class="wikitable" | {|class="wikitable" | ||
! Hex !! Name !! Description !! Repair Guide | ! Hex !! Name !! Description !! Type !! Repair Guide | ||
|- | |- | ||
| 0x02 || ERROR_V_CPUCORE || VREG_CPU_PWRGD negated unexpectedly || [[Repair Guides/0002|0002]] | | 0x02 || ERROR_V_CPUCORE || VREG_CPU_PWRGD negated unexpectedly || EC_FATAL || [[Repair Guides/0002|0002]] | ||
|} | |} | ||
Line 24: | Line 24: | ||
=== 0003 === | === 0003 === | ||
{|class="wikitable" | {|class="wikitable" | ||
! Hex !! Name !! Description !! Repair Guide | ! Hex !! Name !! Description !! Type !! Repair Guide | ||
|- | |- | ||
| 0x03 || ERROR_V_GPUCORE || VREG_GPU_PWRGD negated unexpectedly || [[Repair Guides/0003|0003]] | | 0x03 || ERROR_V_GPUCORE || VREG_GPU_PWRGD negated unexpectedly || EC_FATAL || [[Repair Guides/0003|0003]] | ||
|} | |} | ||
Line 33: | Line 33: | ||
=== 0010 === | === 0010 === | ||
{|class="wikitable" | {|class="wikitable" | ||
! Hex !! Name !! Description !! Repair Guide | ! Hex !! Name !! Description !! Type !! Repair Guide | ||
|- | |- | ||
| 0x04 || ERROR_NO_ANA || [[ANA]]/[[HANA]] is not responding to reads or writes || [[Repair Guides/0010|0010]] | | 0x04 || ERROR_NO_ANA || [[ANA]]/[[HANA]] is not responding to reads or writes || EC_FATAL || [[Repair Guides/0010|0010]] | ||
|} | |} | ||
Revision as of 16:54, 5 January 2023
SMC Errors
These errors are generated by the System Management Controller.
0001
ANA_V12P0_PWRGD is driven high by the ANA (later HANA) as long as the V_12P0 rail is within tolerance. If V_12P0 ever drops out of tolerance, the signal is de-asserted, causing the SMC to enter EC_FATAL and the 0001 code to be displayed on the front panel.
Hex | Name | Description | Type | Repair Guide |
---|---|---|---|---|
0x01 | ERROR_V_12P0 | ANA_V12P0_PWRGD negated unexpectedly | EC_FATAL | 0001 |
0002
Hex | Name | Description | Type | Repair Guide |
---|---|---|---|---|
0x02 | ERROR_V_CPUCORE | VREG_CPU_PWRGD negated unexpectedly | EC_FATAL | 0002 |
VREG_CPU_PWRGD is driven high by the CPU power controller as long as the V_CPUCORE rail is within tolerance. If V_CPUCORE ever drops out of tolerance, the signal is de-asserted, causing the SMC to enter EC_FATAL and the 0002 code to be displayed on the front panel.
0003
Hex | Name | Description | Type | Repair Guide |
---|---|---|---|---|
0x03 | ERROR_V_GPUCORE | VREG_GPU_PWRGD negated unexpectedly | EC_FATAL | 0003 |
VREG_GPU_PWRGD is driven high by the GPU power controller as long as the V_GPUCORE rail is within tolerance. If V_GPUCORE ever drops out of tolerance, the signal is de-asserted, causing the SMC to enter EC_FATAL and the 0003 code to be displayed on the front panel.
0010
Hex | Name | Description | Type | Repair Guide |
---|---|---|---|---|
0x04 | ERROR_NO_ANA | ANA/HANA is not responding to reads or writes | EC_FATAL | 0010 |
The SMC communicates with the ANA/HANA via the SMBus. If communication is lost, the SMC enters EC_FATAL and the 0010 code is displayed on the front panel.