Template:GPU Specs: Difference between revisions

From XenonLibrary
Jump to navigation Jump to search
(Created page with "* 500Mhz clock speed * 48 floating-point vector processors divided into 3 dynamically scheduled SIMD groups (16 each) * Unified shader architecture * 16 texture addressing units * 16 texture filtering units * 8 pixel rendering pipelines")
 
No edit summary
 
Line 5: Line 5:
* 16 texture filtering units
* 16 texture filtering units
* 8 pixel rendering pipelines
* 8 pixel rendering pipelines
* Direct access to CPU L2 cache

Latest revision as of 22:03, 23 December 2022

  • 500Mhz clock speed
  • 48 floating-point vector processors divided into 3 dynamically scheduled SIMD groups (16 each)
  • Unified shader architecture
  • 16 texture addressing units
  • 16 texture filtering units
  • 8 pixel rendering pipelines
  • Direct access to CPU L2 cache